



Phase Config	R2/R3	R4/R5	R6/R7	J23	J24	J25
1 (4)	-	-	-	Y	Y	Y
2 (3+1)	R2	-	R7	Y	Y	N
3 (2+1+1)	R2	R5	R7	Y	N	N
4 (1+1+1+1)	R3	R5	R7	N	N	N
5 (2+2)	R2	R5	R6	Y	N	Y

Note:
Jumper on J37-2-3 for Master to provide power on signal (LDOVINT) for slaves; all slaves jumper on J37-1-2 to get power on signal (ENABLE) from master. No jumper on J37 when single PMIC is used.

Orderable: TPS65941111EVM	Designed for: Public Release	Mod. Date: 3/13/2021
TID #: N/A	Project Title: TPS6594EVM	
Number: BMC047	Rev: A	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 1 of 3
Drawn By:	File: BMC047A Main.SchDoc	Size: B
Engineer: Phil Yi	Contact: http://www.ti.com/support	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



